Project Title    A Common Capacitor Based Three Level STATCOM and Design of DFIG Converter for a Zero-Voltage Fault Ride-Through Capability. Objective: To improve voltage mitigation, operation of DFIG during symmetrical and asymmetrical faults, and limit surge currents.